




EXPLORER

OPEN EDITORS

Welcome

or_gate.v

or_gate_tb.v

OR

or_gate_sim

or_gate_tb.v

or_gate.v

or_gate.vcd

or_gate_tb.v

1`timescale 1ns/1ps

2

3module or_gate_tb;

4

5reg a,b;

6wire y;

7

8or_gate uut(.a(a), .b(b), .y(y));

9

10initial begin

11\$dumpfile("or_gate.vcd");

12\$dumpvars(0,or_gate_tb);

13

14a=0; b=0; #10;

15a=0; b=1; #10;

16a=1; b=0; #10;

17a=1; b=1; #10;

18

19\$finish;

20end

21

22endmodule

PROBLEMS

OUTPUT

DEBUG CONSOLE

TERMINAL

PORTS

gtkwave

PS C:\Users\sharv\OneDrive\Desktop\OR> iverilog -o or_gate_sim or_gate.v or_gate_tb.v

>> vvp or_gate_sim

>> gtkwave or_gate.vcd

VCD info: dumpfile or_gate.vcd opened for output.

or_gate_tb.v:19: \$finish called at 40000 (1ps)

GTKWave Analyzer v3.3.108 (w)1999-2020 BSI

[0] start time.

[40000] end time.

OUTLINE

